Call for Contributions Special Issue on “Emerging Challenges and Solutions in SoC Verification” Verification has been one of the major bottlenecks in integrated circuit design process, which is exacerbated by the sh

Source URL: ieee-ceda.org

The IEEE Global Initiative for Ethical Considerations in Artificial Intelligence and Autonomous Systems Submission Guidelines for Ethically Aligned Design, Version 1 Thank you for submitting your comments and feedback r

Source URL: standards.ieee.org

Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Ulrich Nageldinger: A General Approach in System Design Integrating Reconfigurable Accelerators; Proc. of IEEE 1996 Int. Conference on Innovative Systems in Silicon; A

Source URL: xputers.informatik.uni-kl.de

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, MANUSCRIPT ID Exploring the Design Tradeoffs for ExtremeScale High-Performance Computing System Software Ke Wang, Abhishek Kulkarni, Michael Lang, Dorian Arnold, an

Source URL: datasys.cs.iit.edu

ACCEPTED TO APPEAR IN IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 The STREAM Mechanism to Improve CPS Security The Case of the Smart Grid

Source URL: ganges.usc.edu

952 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 4, APRIL 2009 A System Design Approach for Unattended Solar Energy Harvesting Supply

Source URL: www.jonathankimball.com

1 Method to Design General RNS Reverse Converters for Extended Moduli Sets Hector Pettenghi, Member, IEEE, Ricardo Chaves, Member, IEEE, and Leonel Sousa, Senior Member, IEEE

Source URL: www.inesc-id.pt

1 Channel Training Design in Amplify-and-Forward MIMO Relay Networks Sun Sun, and Yindi Jing, Member, IEEE

Source URL: www.comm.utoronto.ca

IEEE FOUNDATION FOR INTELLIGENT PHYSICAL AGENTS (FIPA) Design Process Documentation Template Document  title    Design  Process  Documentation  Template   Document  number   ????  

Source URL: www.pa.icar.cnr.it

2015 IEEE Symposium on Security and Privacy TinyGarble: Highly Compressed and Scalable Sequential Garbled Circuits Ebrahim M. Songhori∗ , Siam U. Hussain∗ , Ahmad-Reza Sadeghi† , Thomas Schneider† , Farinaz Kous

Source URL: www.ieee-security.org

• Electronic engineering
• Digital electronics
• Electronics
• Electronic design automation
• Electronic design
• Logic in computer science
• Cryptographic protocols
• Garbled circuit
• Boolean circuit
• Sequential logic
• Logic synthesis
• Standard cell